TS. Đàm Minh Tùng

tung.dam@vnuk.edu.vn
(+84) 935 699 049
Học phần giảng dạy: Introduction to Operating System

TS. Đàm Minh Tùng

Giảng viên

Giới thiệu

Quá trình giảng dạy và công tác

  • 04/2022 - nay: Giảng viên, Viện Nghiên cứu và Đào tạo Việt - Anh, Đại học Đà Nẵng
  • 04/2019 - 10/2021: Kỹ sư cao cấp, ZPOWER Solutions Joint Stock Company
  • 09/2018 - 03/2019: Kỹ sư cao cấp, JWC LAB Việt Nam
  • 09/2015 - 08/2018: Nghiên cứu sinh Tiến sĩ ngành Kỹ thuật máy tính, Đại học Hallym, Hàn Quốc
  • 08/2013 - 08/2015: Nghiên cứu viên, Trung tâm Điện Điện tử, Đại học Duy Tân, Đà Nẵng

Các bài báo khoa học quốc tế

  • "A Carry Chain Based ADMFC Design on an FPGA for EMI Reduction and Noise Compensation," Dam Minh Tung, Nguyen Van Toan, Jeong-Gun Lee, in Journal of Circuits, Systems, and Computers, Vol. 28, Issue 1, Jan. 2019.
  • "A High-Resolution and Glitch-Free All-Digital Variable Length Ring Oscillator Design on an FPGA," Dam Minh Tung, Nguyen Van Toan, Jeong-Gun Lee, in Computers & Electrical Engineering, An International Journal, Volume 74, March 2019. (Impact Factor: 2.189, R2 in JCR)
  • "In-Situ Timing Detector Based Two Cycles Adaptive Frequency Scaling System on FPGAs," Dam Minh Tung, Nguyen Van Toan, Jeong-Gun Lee, Accepted in Journal of Circuits, Systems, and Computers, May 2020.
  • "An One-Cycle Correction Error-Resilient Flip-Flop for Variation-Tolerant Designs on an FPGA," Dam Minh Tung, Nguyen Van Toan, Jeong-Gun Lee, MDPI Electronics, April, 2020. Impact Factor: 1.764 (2018)
  • "Measurements of Metastability in MUTEX on an FPGA," Nguyen Van Toan, Dam Minh Tung, Jeong-Gun Lee, IEICE Electronic Express, Vol.15, No.1, pp. 1–11, Jan. 2018.
  • "Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions," Nguyen Van Toan, Dam Minh Tung, Jeong-Gun Lee, IEEE Transactions on Very Large Scale Integration (TVLSI), pp.1685-1698, Volume: 26, Issue:9, September 2018
  • "EM Emanation Exploration in FPGA-based Digital Design," Nguyen Van Toan, Dam Minh Tung, Jeong-Gun Lee, Journal of Central South University, Volume 26, Issue 1, pp 158−167 Jan. 2019.
  • "Immunity Characterization of I/O Supply Voltage Scaled and Fault Tolerant Circuits against EMI," Nguyen Van Toan, Dam Minh Tung, Jungmin So, Jeong-Gun Lee, Advances in Electrical and Computer Engineering, May, 2019
  • "A GALS Design Based on Multi-Frequency Clocking for Digital Switching Noise Reductions," Nguyen Van Toan, Dam Minh Tung, Jeong-Gun Lee, Journal: Integration, the VLSI, 2019.

Các bài báo, báo cáo hội nghị quốc tế

  • “The Impact of IO Supply Voltage Levels on Radiated EMI,” Minh-Tung Dam, Nguyen Van Toan, and Jeong-Gun Lee, in Topical Symposiums on IC-EMC of APEMC, 18-21 May, Shenzhen China, 2016.
  • “Exploring the Current Consumption of an Intel Edison Module for IoT Applications” Minh-Tung Dam, Nguyen Van Toan, and Jeong-Gun Lee, In the 2017 IEEE International Instrumentation and Measurement Technology Conference (I2MTC 2017), May 2017.
  • “In-Situ Detector-Based AFS System on an FPGA,” Minh-Tung Dam, Nguyen Van Toan, and Jeong-Gun Lee, In the IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips, April 2018.
  • “Design of a Multi-Frequency Clocking Circuit on an FPGA and Analysis of Its EMI Impact,” Nguyen Van Toan, MinhTung Dam, and Jeong-Gun Lee, in Topical Symposiums on IC-EMC of APEMC, 18-21 May, China, 2016.
  • “A Globally Asynchronous Locally Synchronous Design with Clock Phase Modulation for Conducted EMI Reduction” Nguyen Van Toan, Minh-Tung Dam, and Jeong-Gun Lee, International Conference on Electonics, Information, and Communication, Jan. 2017.
  • “Exploring the Impact of Multi-Frequency Clocking and GALS Design on Power Supply Noises,” Nguyen Van Toan, Minh-Tung Dam, and Jeong-Gun Lee, In APEMC 2017.
  • “Energy-Efficient and High Performance 2-Phase Asynchronous Micropipelines”, Nguyen Van Toan, Minh-Tung Dam, and Jeong-Gun Lee, In 60th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), June 2017
  • "A GALS Design with Opposite-Phase Local Clock Assignment for Power Supply Noise Reduction,” Nguyen Van Toan, MinhTung Dam, and Jeong-Gun Lee, in the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2018), Chengdu, China, October 26-30, 2018.
Verified by MonsterInsights